



@(#)70.mk 2.15

VERSION # 70

LIB = lib2.\$(VERSION).a
COMPOOL =

LIB2OBJ5 = \
\$(LIB)(mx1.o) \
\$(LIB)(mx2.o) \
\$(LIB)(bio.o) \
\$(LIB)(tty.o) \
\$(LIB)(mailoc.o) \
\$(LIB)(pipe.o) \
\$(LIB)(hndm.o) \
\$(LIB)(dh.o) \
\$(LIB)(dhfdm.o) \
\$(LIB)(dj.o) \
\$(LIB)(dn.o) \
\$(LIB)(ds40.o) \
\$(LIB)(dz.o) \
\$(LIB)(err.o) \
\$(LIB)(alarm.o) \
\$(LIB)(hf.o) \
\$(LIB)(hps.o) \
\$(LIB)(hpnmap.o) \
\$(LIB)(hpa5.o) \
\$(LIB)(hs.o) \
\$(LIB)(ht.o) \
\$(LIB)(jy.o) \
\$(LIB)(kl.o) \
\$(LIB)(lfh.o) \
\$(LIB)(lp.o) \
\$(LIB)(mem.o) \
\$(LIB)(mnpipe.o) \
\$(LIB)(rf.o) \
\$(LIB)(rk.o) \
\$(LIB)(rp.o) \
\$(LIB)(rx.o) \
\$(LIB)(sys.o) \
\$(LIB)(trans.o) \
\$(LIB)(ttdma.o) \
\$(LIB)(tec.o) \
\$(LIB)(tex.o) \
\$(LIB)(tm.o) \
\$(LIB)(vp.o) \
\$(LIB)(vs.o) \
\$(LIB)(vtlp.o) \
\$(LIB)(vtll.o) \
\$(LIB)(fakevtlp.o) \
\$(LIB)(vt61.o) \
\$(LIB)(vt100.o) \
\$(LIB)(vtmon.o) \
\$(LIB)(vtdbg.o) \
\$(LIB)(vtutll.o) \
/

```
$(LIB) (vstart.o) \  
$(LIB) (partab.o) \  
$(LIB) (rh.o) \  
$(LIB) (devstart.o) \  
$(LIB) (dmc11.o) \  
$(LIB) (top.o) \  
$(LIB) (loct1.o) \  
$(LIB) (fakemx.o)
```

```
all: $(LIB)   
@echo $(LIB) is now up-to-date.
```

```
$(LIB): $(LIB2OBSJS)
```

```
$(LIB2OBSJS): $(FRC)
```

```
FRC: IM -f $(LIB)
```

```
lobber: cleanup   
-rm -f $(LIB) *.o.
```

```
clean cleanup:
```

```
install: all
```

```
.PRECIOUS: $(LIB)
```

```
.S.A: $(AS) $(ASFLAGS) -o $*.o $\  
@i rcv $@ $*.o   
rm $*.o
```

@(#)Makefile 2.7

70:
all: 70

.DEFAULT:
make -f \$<.mk

/* @(#)alarm.c 2.6 */

/* .n'alarm' Includes, Defines, and Data Declarations */

/* Alarm Panel Driver (BD04).

/* Written by: J. C. Kaufeld
CB 2C249 X4522

/* Initial version 04/13/77
update: T. J. Cook
CB 2C223 X4409

/* 05/24/78
* : fix to prevent race condition in setting major alarm
*/

#include "sys/param.h"

#include "sys/conf.h"

#include "sys/conf.h"

#include "sys/user.h"

#include "sys/user.h"

#include "sys/system.h"

#include "sys/reg.h"

#define ALMADDR 0164410

#define ALPERIOD 60 /* alarm time increment in clock ticks */

#define ALDRIAY 1 /* delay between reset and major alarm set */

#define ALM_RESET 0

#define ALM_MINOR 1

#define ALM_MAJOR 2

/* BD04 Hardware register layout.
*/

struct alarm {
int major; /* major alarm */
int minor; /* minor alarm */
int reset; /* reset major/minor alarms (turn them off) */
int retrigger; /* watchdog trigger */
};

/* Software control flags.
*/

struct alarms {
int almflag; /* flags (see defines below) */
int mintime; /* minor alarm time */
};

#define ALMWDOG 1 /* watchdog timer running */

```
#define ALMOPEN 2          /* alarms opened */
#define ALMAJOR 4        /* major alarm flag */
/* s'almopen/Open alarm system (enables watchdog) */
almopen(dev,flag)
{
    if((all1.almflag&ALMWDOG) == 0) {
        all1.almflag |= ALMWDOG;
        spl5();
        almreset(0);
        spl0();
    }
    all1.almflag |= ALMOPEN;
}

/* t'almclose/Close alarm system (turns off alarms) */
almclose(dev,flag)
{
    all1.almflag = & ~(ALMOPEN|ALMAJOR);
    all1.mintime = 0;
}

/* t'almreset/Alarm watchdog */
static int almreset(flag)
{
    ALMADDR->retrigger = 0;
    if(flag)
    {
        ALMADDR->major = 0;
        goto alreturn;
    }
    if(all1.mintime == 0 || all1.mintime-- == 0)
        ALMADDR->reset = 0;
    else
        ALMADDR->minr = 0;
    if(all1.almflag&ALMAJOR)
        timeout(almreset,1,ALDELAY);
    else
        timeout(almreset,0,ALPERIOD);
alreturn:
}

/* s'almioctl/Alarm Functions */
almioctl(dev, cmd, addr, flg)
register cmd, addr;
{
    switch(cmd) {
        case ALM_RESET:
            all1.almflag = & ~(ALMAJOR);
            all1.minr = 0;
            return;
    }
}
```

```
case AIM_MINOR:
    all.minr = addr;
    return;

case AIM_MAJOR:
    all.aimflag = 1 AIMAJOR;
    return;

default:
    u.error = EINVAL;
    return;
}
```

/* @(#)b10.c 2.10 */

/* Copyright 1973 Bell Telephone Laboratories Inc
* * * * *
* * * * * UNIX SUPPORT GROUP MODIFICATION 2.33
* * * * *

```
#include "sys/param.h"
#include "sys/user.h"
#include "sys/userx.h"
#include "sys/buf.h"
#include "sys/bufx.h"
#include "sys/conf.h"
#include "sys/confx.h"
#include "sys/system.h"
#include "sys/proc.h"
#include "sys/procx.h"
#include "sys/seg.h"
#include "sys/symsg.h"
#include "sys/symsgx.h"
#include "sys/vmm.h"
#include "sys/maus.h"
#include "sys/elog.h"
#include "sys/lobuf.h"
```

```
struct buf swbuf1;
struct buf swbuf2;
```

/* Allocation of buffers proper.

```
char sdbuf[NBUFB][BSIZE+BSIOP]; /* Addressable buffers:*/
```

```
#define h_account h_resid
```

```
char rathresh 1; /* Must have more than this  
* * * * * number of buffers on freelist  
* * * * * before read-ahead will occur.  
* * * * *
```

```
/* The following several routines allocate and free  
* * buffers with various side effects. In general the  
* * arguments to an allocate routine are a device and  
* * a block number, and the value is a pointer to  
* * to the buffer header; the buffer is marked "busy"  
* * so that no on else can touch it. If the block was  
* * already in core, no I/O need be done; if it is  
* * already busy, the process waits until it becomes free.  
* * The following routines allocate a buffer:  
* * * * * ygetblk (macro which expands to call to agetblk)  
* * * * * ygetblk (macro which expands to call to agetblk)  
* * * * * agetblk
```



```

/*
 * * getblk (macro which expands to call to abread)
 * * bread (macro which expands to call to abread)
 * * abread (macro which expands to call to abread)
 * * breada
 * * Eventually the buffer must be released, possibly with the
 * * side effect of writing it out, by using one of
 * * bwrite
 * * bdwrite
 * * bawrite
 * * bwrite
 */

/**
 * * Read in (if necessary) the block and return a buffer pointer
 * * to a buffer which will be directly addressable if flag is nonzero.
 */
struct buf *
abread(dev, blkno, flag)
dev_t dev;
daddr_t blkno;
int flag;
{
    register struct buf *bp;

    bp = agetblk(dev, blkno, flag);
    if (bp->b_flags&B_DONE)
        return(bp);
    bp->b_flags = B_READ;
    bp->b_bcount = BSIZ;
    (*bdevswmajor(dev)1.d_strategy)(bp);
    meas.m_dread++;
    u.u_dread++;
    towait(bp);
    return(bp);
}

/**
 * * Read in the block, like bread, but also start I/O on the
 * * read-ahead block (which is not allocated to the caller)
 */
struct buf *
breada(dev, blkno, rablkno)
register dev_t dev;
daddr_t blkno, rablkno;
{
    register struct buf *bp, *rabp;

    bp = NULL;
    if (!incore(dev, blkno)) {
        bp = getblk(dev, blkno);
        if ((bp->b_flags&B_DONE) == 0) {
            bp->b_flags = B_READ;
            bp->b_bcount = BSIZ;
            (*bdevswmajor(dev)1.d_strategy)(bp);
            meas.m_dread++;
        }
    }
}

```

```

    }
    )
    u.u_dread++;
}
if (rablkno && bfreelist.b_bcount > rathresh && !incore(dev, rablkno)) {
    rabp = getblk(dev, rablkno);
    if (rabp->b_flags & B_DONE)
        brelse(rabp);
    else {
        rabp->b_flags |= B_READ | B_ASYNC;
        rabp->b_bcount = BSIZE;
        (*bdevsw[major(dev)].d_strategy)(rabp);
        meas.m_dread++;
        u.u_dread++;
    }
}
if (bp == NULL)
    return(bread(dev, blkno));
lowait(bp);
return(bp);
}

}
/* Write the buffer, waiting for completion.
 * Then release the buffer.
 */
bwrite(bp)
register struct buf *bp;
{
    register flag;

    flag = bp->b_flags;
    if ((flag & B_DEWRI) == 0)
        u.u_dwrite++;
    bp->b_flags &= ~(B_READ | B_DONE | B_ERROR | B_DEWRI | B_AGE);
    (*bdevsw[major(bp->b_dev)].d_strategy)(bp);
    meas.m_dwrite++;
    if ((flag & B_ASYNC) == 0) {
        lowait(bp);
        brelse(bp);
    } else if (flag & B_DEWRI)
        bp->b_flags |= B_AGE;
    else
        geterror(bp);
}

}

/* Release the buffer, marking it so that if it is grabbed
 * for another purpose it will be written out before being
 * given up (e.g. when writing a partial block where it is
 * assumed that another write for the same block will soon follow).
 * This can't be done for magtape, since writes must be done
 * in the same order as requested.
 */
bdwrite(bp)
register struct buf *bp;

```

```

    {
        register struct lobuf *dp;

        dp = bdevswmajor(bp->h_dev)]].d_tab;
        if (dp->h_flags & B_TAPE)
            bwrite(dp);
        else {
            if((bp->h_flags&B_DEIMRI) == 0)
                u.u_dwrite++;
            bp->h_flags |= B_DEIMRI | B_DONE;
            bp->h_resid = 0;
            brelse(bp);
        }
    }

    /* Release the buffer, start I/O on it, but don't wait for completion.
    */
    bwrite(bp)
    register struct buf *bp;
    {
        if (bfreelist.b_bcount > 4)
            bp->h_flags |= B_ASYNC;
        bwrite(bp);
    }

    /* release the buffer, with no I/O implied.
    */
    brelse(bp)
    register struct buf *bp;
    {
        register struct buf **backp;
        register s;

        if (bp->h_flags&B_WANTED)
            wakeup((caddr_t)bp);
        if (bfreelist.b_flags&B_WANTED) {
            bfreelist.b_flags &= ~B_WANTED;
            wakeup((caddr_t)&bfreelist);
        }
        if (bp->h_flags&B_ERROR) {
            bp->h_flags |= B_STALE|B_AGE;
            bp->h_flags &= ~(B_ERROR|B_DEIMRI);
            bp->h_error = 0;
        }
        s = spl6();
        if (bp->h_flags & B_AGE) {
            backp = &bfreelist.av_forw;
            (*backp)->av_back = bp;
            bp->av_forw = *backp;
            *backp = bp;
            bp->av_back = &bfreelist;
        } else {
            backp = &bfreelist.av_back;

```

```

    (*backp)->av_forw = bp;
    bp->av_back = *backp;
    *backp = bp;
    bp->av_forw = bdfreeelist;
}
bp->b_flags &= ~(B_WANTED|B_BUSY|B_ASYNC|B_AGE);
bdfreeelist.b_bcount++;
if (bp->b_paddr < (paddr_t)(unsigned)esabuf[NBUF][0])
    bdfreeelist.b_bcount++;
splx(s);
}

```

```

/*
 * See if the block is associated with some buffer
 * (mainly to avoid getting hung up on a wait in breada)
 */
incore(dev, blkno)
dev_t dev;
register daddr_t blkno;
{
    register struct buf *bp;
    register struct iobuf *dp;

```

```

    dp = bdevsw[major(dev)].d_tab;
    if (dp->b_flags&B_OHASH)
        dp = &(((qsh_t *) (dp->b_forw)) [blkno&BZQSZ]);
    for (bp=dp->b_forw; bp != dp; bp = bp->b_forw)
        if (bp->b_blkno==blkno && bp->b_dev==dev && (bp->b_flags&B_STAL
            * E)==0)
                return(1);
    return(0);
}

```

```

/*
 * Assign a buffer for the given block. If the appropriate
 * block is already associated, return it; otherwise search
 * for the oldest non-busy buffer and reassign it.
 * If flag is nonzero the buffer will be directly addressable.
 */
struct buf *
agetblk(dev, blkno, flag)
dev_t dev;
register daddr_t blkno;
int flag;
{
    register struct buf *bp;
    register struct iobuf *dp;

```

```

    meas_m_gbcnt++;
    if (flag)
        meas_m_agbcnt++;
    u.u_gbcnt++;
    if (major(dev) >= nbikdev)
        panic("bikdev");
}

```

Loop:

```

spi0();
dp = bdevsw[major(dev)].d_tab;
if(dp == NULL)
    panic("devtab");
if (dp->b_flags&B_OHASH)
    dp = &(((qshh_t *) (dp->b_forw)) [bikno&IB2QSZ]);
for (bp=dp->b_forw; bp != dp; bp = bp->b_forw) {
    if (bp->b_bikno!=bikno || bp->b_dev!=dev ||
        (bp->b_flags&B_STALE))
        continue;
    spi6();
    if (bp->b_flags&B_BUSY) {
        bp->b_flags |= B_WANTED;
        sleep((caddr_t)bp, PRIIO+1);
        goto loop;
    }
    notavail(bp);
    spi0();
    if (flag && bp->b_paddr >= (paddr_t)(unsigned) esabuf[INBUF1][0]) {
        register struct buf *abp;
        register paddr_t save;

        abp = getablk(1);
        copyio(bp->b_paddr, (caddr_t)abp->b_paddr, BSIZE, U_RKD);
        save = bp->b_paddr;
        bp->b_paddr = abp->b_paddr;
        abp->b_paddr = save;
        brelse(abp);
    }
    meas.m_fndblk++;
    return(bp);
}
spi6();
if (bfreeelist.av_forw == bfreeelist ||
    (flag && bfreeelist.b_account == 0)) {
    bfreeelist.b_flags |= B_WANTED;
    sleep((caddr_t)&bfreeelist, PRIIO+1);
    meas.m_noblk++;
    if (flag)
        goto loop;
    meas.m_anoblk++;
}
for (bp=bfreeelist.av_forw; flag; bp=bp->av_forw)
    if (bp->b_paddr < (paddr_t)(unsigned) esabuf[INBUF1][0])
        break;
notavail(bp);
spi0();
if (bp->b_flags & B_DEMURI) {
    bp->b_flags |= B_ASYNC;
    bwrite(bp);
    goto loop;
}
bp->b_flags = B_BUSY;
bp->b_back->b_forw = bp->b_forw;
bp->b_forw->b_back = bp->b_back;
bp->b_forw = dp->b_forw;

```

```

bp->b_back = dp;
dp->b_forw->b_back = bp;
dp->b_forw = bp;
bp->b_dev = dev;
bp->b_blkno = blkno;
return(bp);
}

```

```

/*
 * get an empty block,
 * not assigned to any particular device
 * and if flag non-zero, directly addressable
 */
struct buf *
getablk(flag)

```

```

register struct buf *bp;
register struct buf *dp;

```

```

meas.m_gbcnt++;
if(flag)

```

```

u.u_gbcnt++;

```

loop:

```

dp = Abfreeist;
spl6();
while (dp->av_forw == dp ||
       (flag && dp->b_account == 0)) {
    dp->b_flags |= B_WANTED;
    sleep((caddr_t)dp, PRIBIO+1);
    meas.m_noblk++;
    if (flag)
        meas.m_anoblk++;
}

```

```

for (bp = dp->av_forw; flag; bp = bp->av_forw)
    if (bp->b_paddr < (paddr_t)(unsigned)esabuf[NEUF1[0]])
        break;
notavail(bp);

```

```

spl0();
if (bp->b_flags & B_DELRRI) {
    bp->b_flags |= B_ASYNC;
    bwrite(bp);
    goto loop;
}

```

```

bp->b_flags = B_BUSY|B_AGE;
bp->b_back->b_forw = bp->b_forw;
bp->b_forw->b_back = bp->b_back;
bp->b_forw = dp->b_forw;
bp->b_back = dp;
dp->b_forw->b_back = bp;
dp->b_forw = bp;
bp->b_dev = (dev_t)NODEV;
return(bp);
}

```

/*

```

* Wait for I/O completion on the buffer; return errors
* to the user.
*/
lowait(bp)
register struct buf *bp;
{

```

```

    spl6();
    while ((bp->b_flags&B_DONE)==0)
        sleep((caddr_t)bp, PRIBIO);
    spl0();
    geterror(bp);
}

```

```

/* Unlink a buffer from the available list and mark it busy.
* (Internal interface)
*/
notavail(bp)
register struct buf *bp;
{

```

```

    bp->av_back->av_forw = bp->av_forw;
    bp->av_forw->av_back = bp->av_back;
    bp->b_flags |= B_BUSY;
    bfreelist.b_bcount--;
    if (bp->b_paddr < (paddr_t)(unsigned)kmembuf[NBUF][0])
        bfreelist.b_bcount--;
}

```

```

/* Mark I/O complete on a buffer, release it if I/O is asynchronous,
* and wake up anyone waiting for it.
*/
iodone(bp)
register struct buf *bp;
{

```

```

    if (bp->b_flags&B_MAP)
        mapfree(bp);
    bp->b_flags |= B_DONE;
    if (bp->b_flags&B_ASYNC)
        brelse(bp);
    else {
        bp->b_flags &= ~B_WANTED;
        wakeup(bp);
    }
}

```

```

/* Initialize the buffer I/O system by freeing
* all buffers and setting all device buffer lists to empty.
*/
binit()
{
    register struct buf *bp;
}

```

```

register struct buf *dp;
register int i;
struct bdevsw *bdp;
paddr_t nbase;

dp = bdfree[ist];
dp->b_forw = dp->b_back =
dp->av_forw = dp->av_back = dp;
nbase = bufbase;
for (i=0, bp=buf; i<NBUF+NKBUFF; i++, bp++) {
    if (i<NBUF)
        dp->b_paddr = (paddr_t)sabuf[i];
    else {
        bp->b_paddr = nbase;
        nbase += BSIZ;
    }
    bp->b_back = dp;
    bp->b_forw = dp->b_forw;
    dp->b_forw->b_back = bp;
    dp->b_forw = bp;
    bp->b_flags = B_BUSY;
    bp->b_bcount = BSIZ;
    brelse(bp);
}
for (i=0, bdp=bdevsw; i<nblddev; bdp++, i++) {
    dp = bdp->d_tab;
    if (dp) {
        if ((dp->b_flags&B_QUIET) == 0) {
            dp->b_forw = dp;
            dp->b_back = dp;
        }
    }
}
hintt();
}

/*
 * swap I/O
 */
swap(blkno, coreaddr, count, rdflg)
unsigned coreaddr;
{
    register struct buf *bp;

    meas.m_swap++;
    bp = aswbuf1;
    if (bp->b_flags & B_BUSY)
        if ((swbuf2.b_flags&B_WANTED) == 0)
            bp = aswbuf2;
    spl6();
    while (bp->b_flags&B_BUSY) {
        bp->b_flags |= B_WANTED;
        sleep((caddr_t)bp, PSWP+1);
    }
}

```



```

bp->b_flags = B_BUSY | B_PHYS | rdflg;
bp->b_dev = swapdev;
bp->b_bcount = ctob(count);
bp->b_bkno = blkno;
bp->b_paddr = (paddr_t)coreaddr << 6;
(*hdevsw[swapdev]>>8).d_strategy)(bp);
if(rdflg == 0) {
    meas.m_dwrite++;
    u.u_dwrite++;
} else {
    meas.m_dread++;
    u.u_dread++;
}
spl6();
while((bp->b_flags & B_DONE) == 0)
    sleep((caddr_t)bp, PSWP);
if (bp->b_flags & B_WANTED)
    wakeup((caddr_t)bp);
spl0();
bp->b_flags &= ~(B_BUSY | B_WANTED);
if (bp->b_flags & B_ERROR)
    panic("IO err in swap");
}

/*
 * Make sure all write-behind blocks
 * on dev (or NODEV for all)
 * are flushed out.
 * (from umount and update)
 */
bflush(dev)
dev_t dev;
{
    register struct buf *bp;

loop:
    spl6();
    for (bp = bfreelist.av_forw; bp != &bfreelist; bp = bp->av_forw) {
        if (bp->b_flags & B_DELWRI && (dev == NODEV || dev == bp->b_dev)) {
            bp->b_flags |= B_ASYNC;
            notavail(bp);
            bwrite(bp);
            goto loop;
        }
    }
    spl0();
}

/*
 * Raw I/O. The arguments are
 * The strategy routine for the device
 * The device number
 * Read/write flag
 * The number of blocks on the logical device.
 * Essentially all the work is computing physical addresses and
 * validating them.

```

```

*/
physio(strat, dev, rw, nblocks)
int (*strat)();
unsigned nblocks;
{
    register struct buf *bp;
    register unsigned base;
    register int nb;
    int ts;
    unsigned off;

    /*
     * Check to see if a partial read should be made for end of a
     * logical device;
     */
    off = u.u_offset >> BSHIFT;
    if(nblocks) {
        if(off >= nblocks)
            return;
        base = (((long)u.u_count)+511)/512;
        nblocks = - off;
        if(base > nblocks) { /* blocks left this filesys */
            if(rw == B_WRITE) {
                u.u_error = ENXIO;
                return;
            }
            base = (base-nblocks)*512;
            u.u_count -= base;
            u.u_arg[1] -= base;
        }
    }

    base = u.u_base;
    /*
     * Check odd base, odd count, and address wraparound
     */
    if (base&01 || u.u_count&01 || base>=base+u.u_count)
        goto bad;
    ts = (u.u_tsize+127) & ~0177;
    if (u.u_sep)
        ts = 0;
    nb = (base>>6) & 01777;
    /*
     * Check overlap with text. (ts and nb now
     * in 64-byte clicks)
     */
    if (nb < ts)
        goto bad;
    /*
     * Check that transfer is either entirely in the
     * data or in the stack: that is, either
     * the end is in the data or the start is in the stack
     * (remember wraparound was already checked).
     */
    if (((base+u.u_count)>>6)&01777) >= ts+u.u_dsize
        && nb < 1024-u.u_ssize)

```



```

* If there is an error but the number is 0 set a generalized
* code.
*/
geterror(bp)
register struct buf *bp;
{
    if (bp->b_flags&B_ERROR)
        if ((u.u_error = bp->b_error)!=0)
            u.u_error = EIO;
}

/*
 * The following routines allocate and free buf headers.
 * Buf headers are used by physical I/O routines whenever
 * I/O must be done to some random core area.
 * The following routine is used to allocate headers:
 *     getbfh
 * The following routine is used to free headers:
 *     hrfree
 */

/*
 * Initialize free header list (called from main).
 */
hintt()
{
    register struct buf *bp;
    hfreelist = bp = heads;
    for (; bp<aheds[INHEAD-1]; bp++)
        bp->av_forw = bp+1;
    bp->av_forw = 0;
}

/*
 * Get a header.
 */
getbfh()
{
    register int sps;
    register struct buf *bp;
    meas.m_physio++;
    sps = spl6();
    while((bp=hfreelist) == 0) {
        h_flags |= B_WANTED;
        meas.m_nphys++;
        sleep((caddr_t)shfreelist, PRIBIO+1);
    }
    hfreelist = hfreelist->av_forw;
    splx(sps);
    bp->b_flags |= B_HEAD;
    return(bp);
}
}

```

```
/* Free a header with the side effect of clearing all flags.
*/
hrelse(bp)
register struct buf *bp;
{
    register int sps;

    sps = spl6();
    bp->av_forw = hfreelist;
    hfreelist = bp;
    bp->b_flags = 0;
    if((h_flags&B_WANTED) {
        h_flags &= ~B_WANTED;
        wakeup((caddr_t)hfreelist);
    }
    splx(sps);
}
```

```
/*      @(#)devstart.c 2.1      */
#include "sys/param.h"
#include "sys/buf.h"

/*
 * Device start routine for disks
 * and other devices that have the register
 * layout of the older DEC controllers (RF, RK, RP, TM).
 */
#define IENABLE 0100
#define WCOM 02
#define RCOM 04
#define GO 01
devstart(bp, devloc, devblk, hbcom)
register struct buf *bp;
caddr_t devloc;
daddr_t devblk;
{
    register int *dp;
    register int com;

    #ifdef PWR_FAIL
        extern pwr_fail;
    #endif

    dp = devloc;
    *dp = devblk;
    *--dp = bp->b_paddr.loword; /* block address */
    *--dp = -(bp->b_bcount)>1); /* buffer address */
    com = (hbcom<<8) | IENABLE | GO | /* word count */
           ((bp->b_paddr.hiword & 03) << 4);
    if (bp->b_flags&B_READ) /* command + x-mem */
        com |= RCOM;
    else
        com |= WCOM;
    #ifdef PWR_FAIL
        *--dp = com ^ pwr_fail;
    #endif
    #endif
    #ifdef PWR_FAIL
        *--dp = com;
    #endif
}
#endif
```

/* @(#)dh.c 2.10 */

/*.n'dh11'Includes and Defines'*/

/* Copyright 1973 Bell Telephone Laboratories Inc */

/* DH-11 driver
* This driver calls on the DHDM driver.
*/

#include "sys/param.h"
#include "sys/conf.h"
#include "sys/confx.h"
#include "sys/user.h"
#include "sys/userx.h"
#include "sys/ioctl.h"
#include "sys/tty.h"
#include "sys/ttyx.h"
#include "sys/proc.h"
#include "sys/procx.h"
#include "sys/dm1.h"

/* If SILO64 is defined then dh xmit interrupts will occur only when
* the silo is full. If SILO64 is not defined then xmit interrupts
* will occur whenever more than DHSILOV characters are in the silo.
*/

#define SILO64

/* Local Variables:

1. NDH11 - # of DH11s * 16.
2. DHSICNRAT - # of clock ticks between silo scans.
3. DHSILOV - silo alarm level (0,1,2,4,8,16,32).

#ifndef NDH11
#define NDH11 16
#endif
#ifndef DHSICNRAT
#define DHSICNRAT 2
#endif
#ifndef DHSILOV
#define DHSILOV 32
#endif

/* Hardware addresses / control bit definitions.
*/

```
#ifndef DHADDR
#define DHADDR 0160020 /* Normal starting address for first DH1 */
#endif

#define B7BITS 02
#define B8BITS 03
#define ST0P2 04
#define PENABLE 020
#define OPAR 040

#define HDUPLEX 040000
#define SILO64
#define DHENABL 030000 /* enable interrupts on xmit, store */
#endif
#define SILO64
#define DHENABL 030100 /* enable int on xmit, store, and rcv */
#endif
#define SSPERD 7 /* standard speed: 300 baud */

/* s'dh1' structures and global declarations */
/* Used to communicate the number of lines to the DM
 */
int ndh11 NDH11;

/* TTY structure reservations for DH1 lines.
 */
struct tty dh11[NDH11];

/* flag word indicating which lines have been opened:
 * bit 0: any line on dh0.
 * bit 1: any line on dh1.
 * etc.
 */
int dhopenf;

/*
 */
/* Software copy of last dhar
 */
int dhsar[(NDH11+15)>>4];

/*
 */
/* Data space for DMA output.
 */
struct tty_dma dh_dma[NDH11];

/*
 */
/* Layout of DH1 hardware registers.
 */
```



```

struct dhregs {
    int dhcsr;
    int dhmchn;
    int dh1pr;
    int dhcbr;
    int dhbcr;
    int dhbar;
    int dhbbrk;
    int dhs1lo;

    /* system control */
    /* next received character */
    /* line parameter */
    /* current address */
    /* byte count */
    /* buffer active */
    /* break control */
    /* s1lo status */
};

/* s' dhopen 'Open a DH11 line' */
dhopen(dev, flag) {
    register struct tty *tp;
    register int line;

#ifdef PWR_FAIL
    extern unsigned pwr_fail;

    if (dev == NODEV) {
        if (pwr_fail)
            return;
        pwr_init(dh11, NDH11, 0);
        for (line=0; line < (NDH11+15)>>4; line++)
            if (dhopenf & (1<<line))
                dhxint(line);
        return;
    }
#endif

    if ((line=dev.d_minor) >= NDH11) {
        u_error = ENXIO;
        return;
    }
    tp = edh11[line];

    dhcntrl(dev, 1);
    if ((tp->t_state&ISOPEN) == 0) {
        if ((tp->t_state&EVEROPEN) == 0) {
            dhopenf = 1 (1 << (dev.d_minor >> 4));
            tp->t_speeds = SSPED 1 (SSPED << 3);
            tp->t_flags = ANYPICRMOD|XTABS|ECHO|NDELAY|NDELAY;
            dh_dma[line].dma_b1k = edh_dma[line].dma_char;
        }
        dhparam(dev);
    }
    (*linesw[tp->t_ltype].l_open)(tp);
}

/* t' dhclose 'Close DH11 line' */
dhclose(dev) {
    register struct tty *tp;

```

```

    tp = sdh11[dev.d_minor];
    (*linesw[tp->t_ltype].l_close)(dev, tp);
    if (!((tp->t_flags&NOHUP))
        (*cdevsw[maior(dev)].d_mctl1)(tp,'c',(ROSEND|CDLEAD|IENABLE)));
}
/*s'dhcntrl'Control DH11'*/
dhcntrl(dev, action) {
    register struct tty *tp;
    register int isr;
    register struct dhregs *dhadr;
    extern dhstart(), dhscan();
    static scan;

    tp      = sdh11[dev.d_minor];
    tp->t_dev = dev;
    tp->t_state = ! SSTART;
    tp->t_addr = dhstart;

    /*
     * Set up DH11 control registers for interrupts and SILO.
     */
    dhadr = DHADDR + (dev.d_minor)>>4) * sizeof(*dhadr);
    dhadr->dhcsr = ! DHENABL;
    dhadr->dhslv = DHSILOV;

    /*
     * Do the proper type of DM11 action depending on
     * the type of line being initialized and the action parameter.
     */
    isr = CDLEAD|IENABLE;
    if((tp->t_flags&HDPIX) == 0)
        isr = ! ROSEND;
    if(action)
        (*cdevsw[maior(dev)].d_mctl1)(tp,'s',isr);
    else
        (*cdevsw[maior(dev)].d_mctl1)(tp,'c',isr);

    /*
     * Test state of DM11 leads and turn on appropriate bits.
     */
    spl5();
    isr = (*cdevsw[maior(dev)].d_mctl1)(tp,'t',0377);
    if(!isr&(CARRIER|SUPRD))
        tp->t_state = ! CARRON;
    else
        tp->t_state = &~CARRON;
    spl0();

    if(scan == 0) {
        timeout(&dhscan,0,DHSCNRAF);
        scan++;
    }
}

```

```

}
/*s'dhread'Read a DH11 line'*/
dhread(dev) {
    register struct tty *tp;

    tp = &dh11[dev.d_minor];
    (*linesw[tp->t_ltype].l_read) (tp);
}

/*t'dhrint'Handle DH11 receiver interrupt'*/
dhrint() {
    register struct dregs *dhadr;
    register int dev,c;
    struct tty *tp;

    dhadr = DHADDR;
    for(dev = 0; dev < (NDH11+15)>>4; dev++) {
        if(dhopenf & (1<<dev))
            while((c=dhadr->dhxch) < 0) { /* char. present */
                tp = &dh11[(c>>8)&017]. + (dev*16)1;
                if(tp >= &dh11[NDH11])
                    continue;
                if(((c&0177)==XON) || ((c&0177)==XOFF)) {
                    if (tp->t_flags&STANDEMT) {
                        dhxoff(tp, c&0177);
                        continue;
                    }
                }
                (*linesw[tp->t_ltype].l_rcvd) (c, tp);
            }
        dhadr++;
    }
}

/*t'dhscan'Activate DH11 read routine at intervals'*/
dhscan() {
    dhrint();
    timeout(&dhscan, 0, DHSCTRAT);
}

/*s'dhxoff'Suspend DMA on XOFF'*/
dhxoff(tp, c)
register struct tty *tp;
{
    register struct dregs *dhadr;
    register linebit;

    dhadr = DHADDR + (tp->t_dev.d_minor)>>4) * sizeof(*dhadr);
    linebit = tp->t_dev & 017;
}

```

```

dhadr->dhcsr.lobyte = llinebit | DHENABL;
llinebit = 1<<llinebit;
if(c==XON) {
    tp->t_state &= ~XMTXOFF;
    if(dhadr->dhbcr < 0) {
        dhadr->dhbar |= llinebit;
        dhstart(tp->t_dev.d_minor)>>4] |= llinebit;
    } else {
        dhadr->dhbcr = 0;
        tp->t_state &= ~BUSY;
        dhstart(tp);
    }
} else {
    dhadr->dhbar &= ~llinebit;
    dhstart(tp->t_dev.d_minor)>>4] &= ~llinebit;
    tp->t_state |= (BUSY|XMTXOFF);
}
}

/* s'fwrite' Write a DH11 line'*/
fwrite(dev) {
    register struct tty *tp;

    tp = sdbl[ldev.d_minor];
    (*linesw[tp->t_ltype].l_write) (tp);
}

/* t'dhrint' Handle DH11 transmitter interrupts'*/
dhrint(dev) {
    register struct tty *tp;
    register ttybit bar;
    struct dhregs *dhadr;

    dhadr = DHADDR + dev.d_minor * sizeof(*dhadr);
    bar = dhadr->dhbar;
    dhadr->dhcsr = &~0101060;
    bar = ~bar|dhstart(dev.d_minor);
    ttybit = 1;
    tp = sdbl[ldev.d_minor*16];
    while(bar) {
        if(bar&ttybit) {
            bar &= ~ttybit;
            dhstart(dev.d_minor) = &~ttybit;
            tp->t_state = &~BUSY;
            dhstart(tp);
        }
        ttybit = << 1;
        tp++;
    }
}

/* s'dhstart' Start output on DH11 line'*/
dhstart(atp) struct tty *atp; {
}

```

```

register struct tty_dma *dp;
register struct tty *tp;
register struct dregs *dhdr;
int cnt, llneno;
extern dhrstrt();

tp = atp;
if (tp->t_state&BUSY)
    return;

dp = &dh_dma[tp->t_dev.d_minor];
llneno = tp->t_dev.d_minor&017;
dhdr = DHADDR + (tp->t_dev.d_minor)>>4) * sizeof(*dhdr));

if (cnt = (*llneno[tp->t_ltype].l_xdma)(tp, dp)) < 0) {
    dhdr->dhcsr.lobyte = llneno | DHENABL | ((dp->dma_xmems3)<<4);
    dhdr->dhcar = dp->dma_blk;
    dhdr->dhbcr = -(cnt&0177);
    llneno = 1<<(llneno);
    dhdr->dhbar = ! llneno;
    dhrst[tp->t_dev.d_minor]>>4] = ! llneno;
    tp->t_state = ! BUSY;
} else if (cnt & CBREAK) {
    dhdr->dhbrcak = ! 1 << llneno;
    timeout(dhrstrt, tp, (cnt&0177)+chrdelay[tp->t_speeds.hibytes&0177]);
    tp->t_state = ! TIMEOUT;
}

}

/*,t'dhrstrt'Restart DH11 after a time delay'*/
dhrstrt(atp) struct tty *atp; {
    register llneno;
    register struct dregs *dhdr;
    register struct tty *tp;

    tp = atp;
    llneno = tp - dh11;
    dhdr = DHADDR + (llneno)>>4) * sizeof(*dhdr);
    dhdr->dhbrcak = &~(1 << (llneno&0177));
    ttrstrt(tp);
}

/*,s'dhioctl/Set new DH11 parameters'*/
dhioctl(dev, cmd, addr, flag)
caddr_t addr;
{
    register flag;
    register struct tty *tp;

    tp = &dh11[dev.d_minor];
    flag = 0;
    if (cmd == OLDSGTTY)
        flag = lsgtty(addr, tp);
    else if (tliocomm(cmd, tp, addr, dev)) {
        if (cmd == TIOCSETP || cmd == TIOCSFTN || cmd == TIOCSFTO)

```

```

    } else
      fig++;
    if (fig)
      dtparam(dev);
}
/*,s'dtparam/Set DH11 line parameter register*/
dtparam(dev) {
    struct {
        int    low12:12;
        int    top4:4;
    } ;
    struct {
        int    low12:12;
        int    sdbits:3;
    } ;
    register struct tty *tp;
    register int lpr;
    register struct dregs *dhdr;

    tp = &hd11[dev.d_minor];
    dhdr = DHADDR + (dev.d_minor >> 4) * sizeof(*dhdr);
    sp15();
    dhdr->dhcsr.lobyte = (dev.d_minor % 16) | DHENABL;
    lpr = ((tp->t_speeds.hibyte << 10) | (tp->t_speeds.lobyte << 6));
    if (tp->t_speeds.lobyte != 2)
        if ((tp->t_flags & (EVENP | ODDP)) == EVENP) {
            lpr = | B7BITS | PENNABLE;
        } else {
            if ((tp->t_flags & (EVENP | ODDP)) == ODDP) {
                lpr = | B7BITS | OPAR | PENNABLE;
            } else {
                lpr = | B8BITS;
            }
        }
    }

    if (tp->t_speeds.lobyte <= 3)
        /* 110 baud */
        lpr = | STOP2;

    if (tp->t_flags & HDPLX)
        /* half duplex */
        lpr = | HDUPLX;

    if (tp->t_speeds < 0) {
        /* non default stop or data bits */
        lpr = & ~ (B8BITS | STOP2);
        lpr = | tp->t_speeds.sdbits;
    }
    tp->t_speeds.top4 = (lpr & (B8BITS | STOP2));

    dhdr->dh1pr = lpr;
    sp10();
}
/*
 * Kludge to set high speed bit for 212 data sets.
 * Requires special cable with pin 11 connected to pin 23
 * at the data set end.
 */

```

```
if (tp->t_speeds.lobyte == 9 && tp->t_ltype == 0)
    (*devswlmaior(dev)).d_lmctl)(tp, 's', SUPFD);
else
    (*devswlmaior(dev)).d_lmctl)(tp, 'c', SUPFD);
}
```

/* @(#)dhdm.c 2.4 */

/* .n'dm11'Includes, Defines, Structs, Globals'*/

/* Copyright 1973 Bell Telephone Laboratories Inc

/* DM-BB driver

#include "sys/param.h"
#include "sys/tty.h"
#include "sys/ttyx.h"
#include "sys/conf.h"
#include "sys/conf.h"
#include "sys/dm11.h"

#ifndef DMADDR
#define DMADDR 0170500
#endif

struct tty dh11[];
int ndh11;

struct dmregs {
int dmcsr;
int dm1stat;
int dmfill1;
int dmfill2;

};
/* .s'dmctrl'Control DM11'*/
dmctrl(tp, flag, bits)
struct tty *tp;

register struct dmregs *dmadr;
register int minord, savcsr;
int sps;

minord = minord(tp->t_dev);
dmadr = DMADDR + (minord/16) * sizeof(*dmadr);
sps = sp15();

/* Turn off the DM11 scanner before attempting to change
any of the CSR values. You 'must' wait for the BUSY bit
to go off before changing the CSR.

while((savcsr=dmadr->dmcsr) & DMBSY)
dmadr->dmcsr = & ~SCENABL;

/*

* Now set the csr to the line to be changed.

```
dmadr->dmcscr = minor&16;
switch(flag) {
```

```
    case 's':
        minord = (dmadr->dmlstat = 1 bits);
        break;
```

```
    case 'c':
        minord = (dmadr->dmlstat = & ~bits);
        break;
```

```
    case 't':
        minord = dmadr->dmlstatebits;
        break;
```

```
dmadr->dmcscr = savcsr|(IENABLE|SCENABL);
```

```
splx(sps);
return(minord);
```

```
}
/* s'dmrint'Handle DM11 interrupts'*/
dmrint(dev) {
```

```
    register struct tty *tp;
    register struct dmregs *dmadr;
```

```
    dmadr = DMADDR + dev.d_minor * sizeof(*dmadr);
    if (dmadr->dmcscr&DONE) {
```

```
        tp = &dh11[(dmadr->dmcscr&017) + dev.d_minor*16];
        dmadr->dmcscr = & ~(DONE|SCENABL);
```

```
        if (tp < &dh11[ndh11])
            (*linesw[tp->t_ltype].l_dst). (tp, dmadr->dmcscr,
            dmadr->dmlstat);
```

```
        dmadr->dmcscr = 1 SCENABL;
```

```
    } /* dmrint */
```

```
/*      @(#)dhfdm.c      2.4      */  
/*  
 *      DM-BB fake driver  
 */  
#include "sys/param.h"  
#include "sys/tty.h"  
  
fmcctrl(tp, action)  
register struct tty *tp;  
{  
  
    switch(action) {  
        case 0:      tp->t_state = & ~CARR_ON;  
                    break;  
        case 1:      tp->t_state = ! CARR_ON;  
                    break;  
    }  
    return(CARRIER);  
}
```

```
/*      @(#)dj.c      2.5      */
```

```
#  
/*      DJ-11 driver  
*/
```

```
#include "sys/param.h"  
#include "sys/user.h"  
#include "sys/userx.h"  
#include "sys/loctl.h"  
#include "sys/tty.h"  
#include "sys/ttyx.h"  
#include "sys/conf.h"  
#include "sys/conf.h"  
#include "sys/proc.h"  
#include "sys/proc.h"
```

```
#define DJADDR 0160010
```

```
#define NDJ11 32  
int ndj11 NDJ11;
```

```
struct tty dj11[NDJ11];
```

```
int djopenf;
```

```
#define DJENABL 050401  
#define BRKSEL 02000  
#define DJRDONE 0200
```

```
/* break register select */  
/* receiver done */
```

```
struct djregs {  
    int djcsr;  
    int djrbuf;  
    int djtcr;  
    int djtbuf;  
};
```

```
struct {  
    char lbyte;  
    char hbyte;  
};
```

```
dcjcntrl(dev, action)  
{  
    register struct tty *tp;  
    extern djstart();  
    static scan;  
    extern djscan();  
  
    tp = kdj11[dev.dminor];  
    tp->t_dev = dev;  
    tp->t_state = ! CARR_ON | SSTART;  
    tp->t_addr = djstart;  
};
```



```

    tp = &dj11[dev.d_minor];
    (*linesw[tp->t_ltype].l_read)(tp);
}

djwrite(dev)
{
    register struct tty *tp;

    tp = &dj11[dev.d_minor];
    (*linesw[tp->t_ltype].l_write)(tp);
}

djscan()
{
    djrint();
    timeout(djscan, 0, 4);
}

djrint()
{
    register struct djregs *djadr;
    register int dev, c;
    struct tty *tp;

    djadr = DJADDR;
    for(dev = 0; dev < (NDJ11+15)/16; dev++) {
        if(djopenf(1<<dev))
            while ((c = djadr->djbuf) < 0) { /* char. present */
                tp = &dj11((c>>8)&017) + (dev*16);
                if (tp >= &dj11[NDJ11])
                    continue;
                (*linesw[tp->t_ltype].l_rcvd)(c, tp);
            }
        djadr++;
    }
}

djioctl(dev, cmd, addr, flag)
caddr_t addr;
{
    struct {
        int low12:12;
        int dbits:2;
        int sbits:1;
    } register struct tty *tp;

    tp = &dj11[dev.d_minor];
    if (cmd == OI_DSGTTY)
        lsgtty(addr, tp);
    else if (ttlocomm(cmd, tp, addr, dev) == 0) {
        u.u_error = ENOTTY;
        return;
    }
}

```

```

    if(tp->t_speeds.lobyte (<= 3)
        tp->t_speeds.sbit = 1;
    if(tp->t_speeds.lobyte == 2)
        tp->t_speeds.dbits = 0;
    else
        tp->t_speeds.dbits = 3;
}

```

```

djxmt(dev)
{

```

```

    extern ttrstrt();
    struct tty *tpa;
    register struct tty *tp;
    register c, djadr;

```

```

    (djadr = DJADDR + dev.dminor*8)->djcsr = &~040000; /* disable interrupt */
    tpa = &dj11dev.dminor*16;
    while (djadr->djcsr < 0) {
        tp = &tpa[(djadr->djtblf)>>8]&0177; /* xmt done */
        c = (*linesw[tp->t_ltype].l_xmtd)(tp, 0);
        if(c < 0) {
            djadr->djtblf.lbyte = c;
            continue;
        }
    }

```

```

    if(c&CTOVR)
        goto tmeout;
    if(c&CBREAK) {
        djadr->djcsr = 1 BRKSEL;
        djadr->djtblf.lbyte = 1 << (tp-tpa);
        djadr->djcsr = &~BRKSEL;
        c--;
        tmeout:
        timeout(ttrstrt, tp, (c&0177)+1);
        tp->t_state = 1 TIMEOUT;
    }
    if(c == 0)
        (*linesw[tp->t_ltype].l_xmtd)(tp, 1);
}

```

```

    djadr->djtblf.lbyte = &~(1 << (tp-tpa));
}
djadr->djcsr = 1 040000; /* allow interrupt */
}

```

```

dstart(atp)
struct tty *atp;
{
    register struct tty *tp;
    register djno;
    register djadr;

```

```

    tp = atp;
    if ((tp->t_state&TIMEOUT) == 0) {
        djno = tp - dj11;
        djadr = DJADDR + djno/16*8;
        djno = 1 << djno%16;
        djadr->djcsr = 1 BRKSEL;
    }
}

```

djadrc->djtcr = & ~d jno!
djadr->djcst = & ~BRKSHL!
djadr->djtcr = ! d jno!

```
/* @(#)dmc11.c 2.6.1.1 */
```

```
/* N/dmc11 Defines, Structures, and Globals */
#include "sys/param.h"
#include "sys/buf.h"
#include "sys/bufx.h"
#include "sys/conf.h"
#include "sys/reg.h"
#include "sys/syserr.h"
#include "sys/user.h"
#include "sys/userx.h"
#include "sys/vtvm.h"
```

```
/*
 * DMC11 Register Layout -- by byte and word.
 */
```

```
struct dmc11regb {
    char    bsel0;
    char    bsel1;
    char    bsel2;
    char    bsel3;
    char    bsel4;
    char    bsel5;
    char    bsel6;
    char    bsel7;
};

struct dmc11regw {
    int     sel0;
    int     sel2;
    int     sel4;
    int     sel6;
};
```

```
/*
 * DMC11 Parameters.
 */
```

```
#ifndef DMCADDR
#define DMCADDR 0160210
#endif
#define NDMC11 1
#endif
```

```
/* the define symbol NDMCMB is a bit map of which of the
 * DMC11 are of the one megabaud variety. This map is
 * used to insure that only one such device is open at
 * a time in accordance with DECS support policy.
 * NDMCMB should not be defined in there are less than 2
 * megabaud DMCS on the system. An example use of this variable
 * would be:
 * suppose 4 DMCS were provided with the first, second and fourth
 * operating at one megabaud, then NDMCMB would be defined as 013
 */
```



```

#define DMCP SW 1 /* satellite DMC password */
#define DELAY 120 /* down-stream boot delay time */
#define DMCXPER 512 /* transfer size limit (bytes) */
#define DMCXDRMX 7 /* max # of reads queued by DMC11 */
#define DMCXMMX 7 /* max # of xmts queued by DMC11 */
#define DMCSPRI -20 /* DMC11 sleep priority */
#define DMCWPRI 5 /* DMC11 wait priority */

#define TRUE 1
#define FALSE 0
#define RESET 1

#define DMCRESTART 1 /* stty reset command */
#define DMCBOOT 2 /* stty down-stream boot */
#define DMCEOP 3 /* eof */
#define DMCRTTY 4 /* gtty */
#define DMCCGTTY 5 /* gtty with clear */
/* .e */

/* Defines for bsel0 and bsel2.
*/
#define TYPEI 3 /* request type mask */
#define BACCI 0
#define CNTLI 1
#define BASEI 3
#define INIO 4
#define INX 0
#define INR 4
#define ROI 040
#define TEI 0100
#define RDYI 0200

/* request type mask */
#define TYPEO 3
#define BACCO 0
#define CNTLO 1
#define OUTIO 4
#define OUX 0
#define OUR 4
#define IEO 0100
#define RDYO 0200

/* DMC11 Master Clear */

/* Defines for CNTLI mode (set into sel6).
*/
#define HDPLX 02000 /* half duplex DDCCMP operation */
#define SEC 04000 /* half duplex secondary station */
#define MAINT 0400 /* enter maintenance mode */

/* Defines for BACCI/O and BASEI mode (set into sel6).

```

```

#define DMXMEM 0140000 /* xmem bit position */
#define CCOUNT 037777 /* character count mask */
#define RESUME 02000 /* resume (BASEI only) */

```

```

/* Defines for CNTIO (set in sel6).
*/

```

```

#define DATABACK 1 /* re-xmit threshold exceeded */
#define TIMEOUT 2 /* link time out */
#define ORUN 4 /* data recvd, no buffer */
#define MAINTR 010 /* maintenance message received */
#define LSTDATA 020 /* FATAL: data lost, buffer too short */
#define DISC 0100 /* disconnect */
#define STRRC 0200 /* FATAL: start message received */
#define NXMEM 0400 /* FATAL: very bad something */
#define PRERR 01000 /* FATAL: pdp11 procedure error */
/* .e */

```

```

/* DMC11 control structure (see devtab in buf.h).
*/

```

```

struct dmcctrl {
char dm_flags; /* DMC11 flags */
char dm_fill0; /* buffers held by DMC11 */
struct buf *b_forw; /* buffers held by DMC11 */
struct buf *b_back; /* active buffers */
struct buf *dm_actq; /* waiting buffers */
struct buf *dm_watq; /* delayed command (at most one) */
struct buf *dm_cmd; /* # of reads held by DMC11 */
char dm_rcvn; /* # of xmts held by DMC11 */
char dm_xmtn;
};

```

```

#define DMCBUSY 1
#define DMCOPEN 2
#define DMCNANT 4
#define DMCRDYI 010
#define DMCBASI 020
#define DMC CNTI 040
#define DMCINIT 060
#define NETERR 0

```

```

/* DMC11 error log structure.
*/

```

```

struct dmcerrs {
int dmc_tmgs; /* # of messages transmitted */
int dmc_rmsg; /* # of messages received */
int dmc_rtry; /* # of retry thresholds */
int dmc_timo; /* # of DMC11 timeouts */
int dmc_orun; /* # of data overruns */
int dmc_lost; /* # of times data was lost */
};

```

```

int dmc_disc; /* # of disconnects */
int dmc_strt; /* # of DMC11 restarts */
int dmc_xmem; /* # of NXMEM errors */
int dmc_prc; /* # of procedure errors */
int dmc_mant; /* # of times in maint. mode */
}

/*
 * per DMC11 global data.
 */

struct dmcctrl dmc11[NDMC11]; /* 0 headers and flags */
struct dmcerrs dmcerr[NDMC11]; /* error information */
int dmcarea[NDMC11][128]; /* Base table */
char dmcnopd[NDMC11][10]; /* Maintenance receive area */
char dmcnopf[] { /* Maintenance message */
    6,DMCPSW,DMCPSW,DMCPSW,DMCPSW
};
char dmcnopr[] { /* Maintenance message response */
    8,12,1
};
}
#endif NDMCMB
int opendmc;
#endif
/*DEBBUG*/ int dmccont,dmcpow;
/* s'dmccopen 'Open DMC11' */
dmccopen(dev, flag)
{
    register struct dmcctrl *dmp;
    register x;
}
#endif PWR_FAIL.
IF (dev == NODEV)
    return;
#endif
dmp = edmc11[dev.d_minor];
#endif NDMCMB
x = 1 << dev.d_minor;
IF ((opendmc & NDMCMB) && (NDMCMB & x) && !(opendmc & x)) C
    u.u_error = ENOAILOC;
    return;
}
#endif
spi5();
if((dmp->dm_flags&DMCOPEN) == 0) C
    dmp->dm_flags = DMCOPEN;
    dmccnit(dev);
#endif NDMCMB
opendmc |= x;
#endif
}
spi0();
VFMISCENT(3,"dmccopen",dmccont++);
VFMISCENT(4,"flags",dmp->dm_flags);

```

```

}

/*t'dmcclose'Close DMC11'*/
dmcclose(dev)
{
    register struct dmccntrl *dmp;

    dmp = &dmcc11[dev.d_minor];
    spl5();
    dmcc1r(dev);
    dmp->dm_flags = &~DMCOPEN;
    #ifdef NDMCMB
    opendmc &= ~(1 << dev.d_minor);
    #endif
    spl0();
    VMISCENT(8, "dmcclose", dmcnt++);
    VMISCENT(9, "flags", dmp->dm_flags);
}
/*s'dmccntrl'Initialize DMC11'*/
dmccntrl(dev)
{
    register int    sps;
    register struct dmccntrl *dmp;
    register struct dmcregb *dmcadr;

    dmp = &dmcc11[dev.d_minor];
    sps = PS->Integ;
    spl5();
    switch(dmp->dm_flags&DMCINIT) {
        case NEITHER:
            dmcc1r(dev);
            dmp->dm_flags = ! DMCBASI;
        case DMCBASI:
            if(dmccload(dmp, BASEI, dmcarea[dev.d_minor], 0) == FALSE)
                break;
            dmp->dm_flags = &~DMCBASI;
            dmp->dm_flags = ! DMCCONTI;
        case DMCCONTI:
            if(dmccload(dmp, CNTRL, 0, 0) == FALSE)
                break;
            dmp->dm_flags = &~DMCCONTI;
            wakeup(dmp);
            dmcadr = DMCADDR + (dev.d_minor*sizeof(*dmcadr));
            dmcadr->bsel2 = ! IEO;
    }
    PS->Integ = sps;
}
/*s'dmcc1r'Abort DMC11'*/
dmcc1r(dev)
{
    int sps;
}

```

```

register struct dmcregb *dmp;
register struct buf *bp,*abp;

sps = ps->integ;
spl5();
dmp = DMCADDR + (dev.d_minor*sizeof(*dmp));
dmp->bsell = MCIR;

dmp = edmc11(dev.d_minor);
dmp->dm_flags = ~(DMCBUSY|DMCMANT|DMCRDY|DMCINIT);
dmp->dm_rcvn = dmp->dm_xmtn = dmp->dm_cmd = 0;

/*
 * Mark all active buffers bad.
 */
abp = dmp->dm_actq;
dmp->dm_actq = 0;
while(bp=abp) {
    bp->b_flags = | B_ERROR;
    abp = bp->dm_actq;
    ldone(bp);
}

ps->integ = sps;
wakeup(dmp);
}

/*s'dmcstrategy'Queue buffer'*/
dmcstrategy(bp)
register struct buf *bp;
{
    int sps;
    register struct dmcctrl *dmp;
    register struct buf *abp;

    if(bp->b_bcount > DMCFEER) {
        bp->b_flags = | B_ERROR;
        ldone(bp);
        return;
    }

    dmp = abp = edmc11(bp->b_dev.d_minor);
    sps = ps->integ;
    spl5();

```

```

/*
 * Put this request on the end of the wait Q.
 */

```

```

while(abp->dm_watq)
    abp = abp->dm_watq;
abp->dm_watq = bp;
bp->dm_watq = 0;
dmcstart(dmp);
ps->integ = sps;

```

```

}
/*.#'dmcstart' Give DMC11 buffers for I/O'*/
dmcstart(dmp)
register struct dmcctrl *dmp;
{

```

```

    register struct buf *bp,*obp;
    struct buf *abp;

    if(dmp->dm_flags&DMCBUSY)
        return;

```

```

/*
 * Take things off the wait Q until the wait Q is
 * empty or until a DMC11 limit is exceeded.
 */

```

```

bp = (obp=dmp)->dm_watq;
while(bp) {
    if(bp->b_flags&B_READ)
        if(dmp->dm_rcvn < DMC11DMX) {
            dmp->dm_rcvn++;
        } else {
            bp = (obp=bp)->dm_watq;
            continue;
        }
    else
        if(dmp->dm_xmitn < DMC11MX) {
            dmp->dm_xmitn++;
        } else {
            bp = (obp=bp)->dm_watq;
            continue;
        }
}

```

```

/*
 * Remove the request from the wait Q and add it to
 * the end of the active Q. Then attempt to give it
 * to the DMC11.
 */

```

```

obp->dm_watq = bp->dm_watq;
abp = obp; obp = dmp;
while(obp->dm_actq)
    obp = obp->dm_actq;
obp->dm_actq = bp;
bp->dm_actq = 0;

```

```

    obp = abp;
    if(dmccmd(BACCI, bp, dmp) == FALSE)
        return;
    bp = obp->dm_watq;
}

} /*.s'dmcmd' Issue command to DMC11'*/
dmccmd(type, bp, dmp)
struct dmcctrl *dmp;
register struct buf *bp;
{
    register int count, cmd;
    int base;

    /*
     * Called when DMC11 not busy - at priority 5.
     * NOTE: This routine should never be called with a
     * BASEI request. It won't even recognize it.
     */

    switch(type) {

    case BACCI:
        cmd = BACCI((bp->b_flags&B_READ)<<2);
        if((bp->b_flags&B_MAP) == 0) {
            mapalloc(bp);
        }
        base = bp->b_paddr.lword;
        count = (bp->b_bcount)ECCOUNT;
        count = 1 (bp->b_paddr.hiword&03)<<14;
        break;

    case CNTLI:
        cmd = CNTLI;
        base = 0;
        count = bp->b_paddr;
        break;

    }
    if(dmcload(dmp, cmd, base, count) == TRUE) {
        if(bp->b_bcount == 0)
            idone(bp);
        return(TRUE);
    }
    dmp->dm_cmd = bp;
    return(FALSE);
}

} /*.s'dmcmd' Initialize the DMC11'*/
/*.s'dmcmd' Load parameters into DMC11'*/
dmcload(dmp, type, w0, w1)
register struct dmcctrl *dmp;
{
    register struct dmcregb *dmcbdr;
    register int n;

```

```
dmcadr = DMCADDR + (dmp-dmc11)*sizeof(*dmcadr);
```

```
/*
 * If DMCRDYI is already on, then it means that this
 * command has already been loaded; the DMC11 didn't
 * set RDYI fast enough so the driver decided to wait
 * for the interrupt (which has now been received).
 */
```

```
if((dmp->dm_flags&DMCRDYI) == 0) {
    dmcadr->bsel0 = (ROI|type);
    n = 5;
    while((dmcadr->bsel0&RDYI) == 0) {
        if(--n == 0) {
            dmcadr->bsel0 = ! IEI;
            dmp->dm_flags = ! DMCBUSY;
            VMISCENT(21+dmcpos, "wait", type);
            VMISCENT(22+dmcpos, "flags", dmp->dm_flags);
            VMISCENT(23+dmcpos, "sel0", dmcadr->sel0);
            dmcpos = (dmcpos+3)%39;
            VMISCENT(21+dmcpos, "*****", dmcnt);
            return(FALSE);
        }
    }
}
```

```
/*
 * DMC11 ready to take data. Load data and
 * then clear ROI to tell it data is loaded.
 */
```

```
dmp->dm_flags = & ~DMCRDYI;
dmcadr->sel4 = w0;
dmcadr->sel6 = w1;
dmcadr->bsel0 = & ~ROI;
while(dmcadr->bsel0&RDYI);
VMISCENT(21+dmcpos, "LOAD", type);
VMISCENT(22+dmcpos, "w0=", w0);
VMISCENT(23+dmcpos, "w1=", w1);
dmcpos = (dmcpos+3)%39;
VMISCENT(21+dmcpos, "*****", dmcnt);
return(TRUE);
```

```
}
/*s/dmclint/Deque delayed commands'*/
dmclint(dev)
```

```
register struct dmcregb *dmp;
register int type;
register struct buf *bp;
```

```
/*
 * The only time input interrupts are enabled is when
 * a command is issued and the DMC11 does not set RDYI
 * fast enough to suit the driver. Thus there always
```



```

* should be some kind of command queued up when this
* routine is called.
*/
dmp->bsel0 = DMCADDR + (dev.d_minor * sizeof(*dmp));
dmp->bsel0 = &~IRI;
VMISCENT(21+dmcpos, "DMCI", dmp->bsel0);
VMISCENT(22+dmcpos, "w0=", dmp->sel4);
VMISCENT(23+dmcpos, "w1=", dmp->sel6);
dmcpos = (dmcpos+3)%39;
VMISCENT(21+dmcpos, "*****", dmcCnt);

dmp = &dmc11[dev.d_minor];
dmp->dm_flags = &~DMCBUSY;
dmp->dm_flags = 1 DMCRDYI;
wakeup(dmp);

if(dmp->dm_flags&DMCINIT) {
    dmcCnt(dev);
} else if(bp=dmp->dm_cmd) {
    if(bp->b_bcount == 0)
        type = bp->b_error;
    else
        type = BACCI;

    if(dmcCmd(type, bp, dmp) == FALSE)
        return;
}
dmp->dm_cmd = 0;
dmcstart(dmp);
}
/* $'dmcCnt' Handle DMC11 output interrupts */
dmcCnt(dev)
{
    register struct dmcCnt1 *dmp;
    register struct buf *bp,*abp;
    struct dmcReqb *dmcadr;
    int count, reinit;

    /*
    * Output interrupt occurred.
    */
    dmp = &dmc11[dev.d_minor];
    dmcadr = DMCADDR + (dev.d_minor*sizeof(*dmcadr));
    VMISCENT(21+dmcpos, "DMCO", dmcadr->bsel2);
    VMISCENT(22+dmcpos, "w0=", dmcadr->sel4);
    VMISCENT(23+dmcpos, "w1=", dmcadr->sel6);
    dmcpos = (dmcpos+3)%39;
    VMISCENT(21+dmcpos, "*****", dmcCnt);

    switch(dmcadr->bsel2&TYPEO) {
    case BACCO:

```

```

count = dmcadr->sel6&&COUNT;
abp = dmp;

```

```

/*
 * Look through the active 0 for the buffer
 * the DMC11 says is finished. Assume the DMC11
 * returns the buffers in FIFO order.
 */

```

```

while(bp=abp->dm_actq) {
  if((dmcadr->bsel2&&OUTIO)>>2 == (bp->b_flags&&B_READ)) {
    dmcadr->bsel2 = &~RDYO;
    dmcadr = &dmcadr[bp->b_dev.d_minor];
    if(bp->b_flags&&B_READ) {
      dmp->dm_rcvn--;
      dmcadr->dm_rmsg++;
    } else {
      dmp->dm_xmtn--;
      dmcadr->dm_tmsg++;
    }
    bp->b_resid = bp->b_bcount - count;
    abp->dm_actq = bp->dm_actq;
    ldone(bp);
    dmcstart(dmp);
    return;
  }
  abp = bp;
}

```

```

}
dmcadr->bsel2 = &~RDYO;
printf("DMC11(%d): block not found\n", dev.d_minor);
return;

```

```

case CNTLIO:
  bp = &dmcdr[dev.d_minor];
  count = dmcadr->sel6;
  dmcadr->bsel2 = &~RDYO;
  reinit = FALSE;
  if(count&&DATAACK)
    bp->dm_rtry++;
  if(count&&TIMEOUT)
    bp->dm_timo++;
  if(count&&ORUN)
    bp->dm_orun++;
  if(count&&MAINTR)
    bp->dm_mant++;
  if(count&&DISC)
    bp->dm_disc++;
  if(count&&STDATA) {
    reinit = TRUE;
    bp->dm_lost++;
  }
  if(count&&STRTRC) {
    reinit = TRUE;
    bp->dm_strtrt++;
  }
  if(count&&XMEM) {

```

```

    reinit = TRUE;
    bp->dmc_xmem++;
}
    if(countePDCERR) {
        reinit = TRUE;
        bp->dmc_prcerr++;
    }
    if(reinit)
        dmcinit(dev,dmp);
}

}
/* R'dmcioc1'DMCI1 Maintenance functions */
dmcioct1(dev, cmd, addr, flag)
caddr_t addr;
{
    register int *uaddr,*saddr,n;
    struct buf *bp;
    int dmcinit();

    VMISCENT(0,"ioct1",dmccont++);
    VMISCENT(1,"addr=",uaddr);
    VMISCENT(2,"cmd",cmd);

    if (cmd == DMCGTTY || cmd == DMCGTTY) {
        uaddr = addr;
        n = sizeof(dmccerl0)>>1;
        saddr = edmcexldev.d_minor;
        while(n--) {
            suword(uaddr+,*saddr);
            if (cmd == DMCGTTY)
                *saddr++ = 0;
            else
                saddr++;
        }
    }
    return;
}

uaddr = edmc1ldev.d_minor;
spi5();
while(uaddr->dm_flags&DMCBUSY)
    sleep(uaddr,DMCSPRI);

switch(cmd) {
case DMCRESTART:
    dmcinit(dev);
    break;

case DMCBOOT:
    dmcinit(dev);
    while(uaddr->dm_flags&DMCBUSY)
        sleep(uaddr,DMCSPRI);
    uaddr->dm_flags |= DMCMAN;
    if(dmcbboot(dev) == FALSE) {
        u_error = EIO;
        dmcinit(dev);
    } else {

```

```

    timeout(dmcinit, dev, DELAY);
    while(uaddr->dm_flags&DMCMANF)
        sleep(uaddr, DMCSPRI);
}
break;
}

```

```

case DMCEOF:
    bp = dmcbufq(dev, dmcmpopd[dev.d_minor], 1, B_WRITE);
    while((bp->b_flags&B_DONE) == 0)
        sleep(bp, DMCSPRI);
    hrtse(bp);
    break;
}

```

```

}
/* s'dmcbboot/Force downstream boot' */
dmcbboot(dev)
{

```

```

    register struct buf *bp, *abp;
    register int j;
    VMISCENT(10, "BOOT", dmccont++);
}

```

```

/*
 * First force DMC11 into maintenance mode.
 */

```

```

    bp = getbfb();
    bp->b_bcount = 0;
    bp->b_paddr = MAINF;
    bp->b_dev = dev;
    bp->b_error = CNTLI;
    dmccmd(CNTLI, bp, dmc11[dev.d_minor]);
    while((bp->b_flags&B_DONE) == 0)
        sleep(bp, DMCSPRI);
    if(bp->b_flags&B_ERROR) {
        hrtse(bp);
        return(FALSE);
    }
    hrtse(bp);
}

```

```

/*
 * Now clear buffer where response to maintenance message
 * to be sent will be received.
 */

```

```

for(j=0; j<sizeof(dmcmpopd[0]); j++)
    dmcmpopd[dev.d_minor][j] = 0;

```

```

/*
 * Set up receive buffer for response and the send maintenance
 * message to satellite to force it into maintenance mode.
 */

```

```

bp = dmcbufq(dev, dmcmpopd[dev.d_minor], sizeof(dmcmpopd[0]), B_READ);
abp = dmcbufq(dev, dmcmpop, sizeof(dmcmpop), B_WRITE);

```

```

VFMISCENT(11, "x-boot", dmcnt++);
while((abp->b_flags&B_DONE) == 0)
    sleep(abp, DMCSPRI);
VFMISCENT(12, "r-boot", dmcnt++);
while((bp->b_flags&B_DONE) == 0)
    sleep(bp, DMCSPRI);
hrelse(bp);
hrelse(abp);
}

/*
 * See if correct response was received.
 */
VFMISCENT(13, "check", dmcnt++);
for(j=0; j<sizeof(dmcopr); j++) {
    if(dmcmodpldev.d_minor1[j] != dmcopr[j])
        return(FALSE);
}

}

/*
 * Satellite is now waiting for boot routine.
 */
u.u_offset = 0;
u.u_base = u.u_arg[0];
u.u_count = u.u_arg[2];
VFMISCENT(14, "physio", dmcnt++);
physio(kdmcstrategy, dev, B_WRITE, 0);
u.u_ar0[R0] = bp->b_resid;
return(TRUE);
}

}

/*.t'dmcbufq'Get a buffer for reading/writing; and 0'*/
dmcbufq(dev, bufa, nbytes, flag)
c
register struct dmcctrl *dmp;
register struct buf *bp;

bp = getbfh();
bp->b_bcount = nbytes;
bp->b_paddr = (paddr_t)(unsigned)bufa;
bp->b_dev = dev;
bp->b_error = 0;
bp->b_flags = 1;
dmp->dm_watq = kdmc11dev.d_minor;
bp->dm_watq = dmp->dm_watq;
dmp->dm_watq = bp;
dmcstart(dmp);
return(bp);
}

/*.t'dmcread'Raw DMC11 read'*/
dmcread(dev)
c

```

```
    physio(dmcstrategy,dev,B_READ,0);  
}  
/*t/dmwrite/Raw DMC11 write*/  
dmwrite(dev)  
    physio(dmcstrategy,dev,B_WRITE,0);  
}
```

/* @(#)dn.c 2.4.1.3 */

```

/*****
/* DN DRIVER
/* this DN DRIVER provides the following functions:
/*      s.michael
/*      1. multiple writes can be done with out doing a close
/*      2. a write can be done anytime after a open
/*      3. d causes the 801 to drop the current call
/*      4. e causes the driver to send a EON to the 801
/*      5. - causes the driver to time for 4 seconds
/*      6. f causes the driver to FLASH
*****/

```

```

#include "sys/param.h"
#include "sys/conf.h"
#include "sys/confx.h"
#include "sys/user.h"
#include "sys/userx.h"

```

```

struct {
    struct dreg {
        int dn_reg;
    } dn1net[14];
};

```

/* This structure overlays the dreg structure
 * dn_stat is unreferenced
 * dn_datum used to output the next digit to be dialed
 */

```

struct {
    char dn_stat;
    char dn_datum;
};

```

```

#ifdef NDN11
#define NDN11 4
#endif
int ndn11 = NDN11;

```

```

#ifdef DNADDR
#define DNADDR 0175200
#endif

```

```

#define PWI 0100000
#define ACR 040000
#define DIO 0100000
#define DONE 0200
#define IENABLE 0100
#define DSS 040
#define PND 020
#define MENABLE 04
#define DPR 02
#define CRO 01

```

```

#define EON 014
#define WDIAL 015
#define SEC1 60
#define SEC2 120
#define DELAY 240

#define DNPRI 5
#define MAXDNS 16

dnopen(dev, flag)
{
    register struct dnreg *dnadr;
    register int physdn;
    register int seldn;

#ifdef PWR_FAIL
    if (dev == NODEV)
        return;
#endif

    seldn = minor(dev);
    /*determine which physical dn to address*/
    physdn = (seldn < MAXDNS ? seldn : (seldn >> 4) - 1);
    dnadr = DNADDR->dnline[0] + physdn;
    if (physdn >= ndn11 || dnadr->dnreg & PWI)
    {
        u.u_error = ENXIO;
        return;
    }
    if (seldn < MAXDNS && dnadr->dnreg & DIO)
    {
        u.u_error = EBUSY;
        return;
    }
    ((caddr_t)dnadr & ~07)->dnreg != MEMABLE;
    if (seldn < MAXDNS)
        return;
    /*the driver now assumes that shared ACU hardware is intalled */
    /*and writes the data set select digit to the ACU so the user */
    /*doesn't have to worry about it. */
    SPI5();
    while (dnadr->dnreg & DIO)
        sleep(&(dnadr->dn_datum), DNPRI);
    dnadr->dnreg != (CR0 | IENABLE);
    if ((dnadr->dnreg & (PWI | ACR | DSS)) == 0)
    {
        if ((dnadr->dnreg & PND) == 0)
            sleep(dnadr, DNPRI);
        dnadr->dn_datum = (seldn & 017) + 1;
        dnadr->dnreg != DPR;
        sleep(dnadr, DNPRI);
    }
}
if (dnadr->dnreg & (PWI | ACR))
    u.u_error = ENXIO;
else if (dnadr->dnreg & DSS)
    u.u_error = EBUSY;
if (u.u_error)

```



```
        dnadr->dn_reg |= CRO;
        break;
    case 'e':
        c = EON;
        goto def;
    case 'w':
        c = WDIAL;
        goto def;
    case '*':
        c = 012;
        goto def;
    case '#':
        c = 013;
        goto def;
    default:
        if(c<'0' || c>'9')
            continue;
    def:
        dnadr->dn_datum = (c & 017);
        dnadr->dn_reg |= DPR;
        sleep(dnadr, DNPRI);
    }
}
}
}

if(dnadr->dn_reg&(PWI | ACR))
    u.u_error = EIO;
dnadr->dn_reg &= ~CRO;
wakeup(&(dnadr->dn_datum));
/* Return to level 0 */
spl0();
}

dnint(dev)
{
    register struct dnreg *dnadr;
    register count;

    dnadr = DNADDR->dnline[dev.d_minor];

    dnadr->dn_reg &= ~(MEMABLE);
    dnadr->dn_reg |= MEMABLE;
    count = 4;
    do {
        if(dnadr->dn_reg & DONE) {
            dnadr->dn_reg &= ~(DONE);
            wakeup(dnadr);
        }
    } while(dnadr++, --count);
}
}
```

```

/* @(#)ds40.c 2.7 */
/* .n/ds40/Terminal Controls Package */
#include "sys/param.h"
#include "sys/crtctl.h"
#include "sys/user.h"
#include "sys/userx.h"
#include "sys/tty.h"
#include "sys/ttyx.h"

```

```

#define SDESC 0200 /* output escape flag */
#define NONE 0177 /* no direct conversion flag */

```

```

char ds40map[] {
    ICA, NONE, /* Load Cursor Address (simulated) */
    CUP, SDESC|'7', /* Move Cursor Up */
    CDN, SDESC|'B', /* Move Cursor Down */
    CRI, SDESC|'C', /* Move Cursor Right */
    CLE, 010, /* Move Cursor Left */
    NL, NONE, /* Special DS40 newline */
    CRTN, SDESC|'G', /* Return Cursor to start of line */
    HOME, SDESC|'H', /* Home Cursor */
    CS, SDESC|'R', /* Clear Screen */
    EROP, SDESC|'J', /* Erase to end of page */
    EROL, NONE, /* Erase to end of line */
    IL, SDESC|'L', /* Insert Line */
    DL, SDESC|'M', /* Delete Line */
    IC, SDESC|'^', /* Insert Char */
    DC, SDESC|'P', /* Delete Char */
    SWB, SDESC|'3', /* Start Blink */
    SPB, SDESC|'4', /* Stop Blink */
    BPRT, SDESC|'W', /* Begin Protect */
    EPRT, SDESC|'X', /* End Protect */
    STAB, SDESC|'O', /* Set Single Tab */
    AVAB, SDESC|'1', /* Set Column of Tabs */
    CWAB, SDESC|'2', /* Clear Tabs */
    USCRT, SDESC|'S', /* Scroll Up */
    DSCRT, SDESC|'T', /* Scroll Down */
    ASSEG, SDESC|'U', /* Advance Segment */
    KBL, NONE, /* Keyboard Lock */
    KOU, NONE, /* Keyboard Unlock */
    UVSCN, NONE,
    DVSCN, NONE,
    0,
}

```

```

}
extern int rompres, colpres;
/* .s/ds40output/translate control into ds40 equivalent */
ds40output(ac, atp)
struct tty *atp;

```

```

register struct clist *qp;
register char *cp;
register int c;

```

```
c = ac; qp = atp->t_outq;
for(cp=ds40map;cp;cp+=2) {
    if(c == *cp) {
```

```
        /*
         * If mapping given, output hardware control
         * sequence.
         */
```

```
        if(++cp != NONE) {
            if(*cp&DDESC)
               putc(ESC,qp);
            qputc(*cp&0177,qp);
        }
    }
```

```
    /*
     * Add in control timing delays, or simulate
     * functions not in hardware.
     */
```

```
    switch(c) {
        case DL: case DSCRL: case DC:
        case IL: case USCRL: case IC:
            putc(QESC,qp);
            putc(0213,qp);
            break;
```

```
        case NL:
            putc(ESC,qp);
            putc('G',qp);
            putc(ESC,qp);
            putc('B',qp);
            break;
```

```
        case CS:
            putc(QESC,qp);
            putc(0213,qp);
```

```
        case HOME:
            atp->t_tmflgs |= TERM_BIT;
            break;
```

```
        case EEOF:
            for(c=0;c<80;c++)
                ds40output(DC,atp);
            break;
```

```
        case EROP:
            putc(QESC,qp);
            putc(0216,qp);
            break;
```

```
        case CTAB:
            putc(QESC,qp);
            putc(0212,qp);
```



```
* Compute the number of moves if the cursor is homed.  
*/
```

```
x = 1 + row/24 + row*24 + col; /* "home" move sequence */
```

```
if(x < rowmoves+colmoves+1) {  
    rowdir = HOME;  
    rowmoves = row*24;  
    coldir = CRI;  
    colmoves = col;  
    aseq = row/24;  
} else  
    aseq = 0;
```

```
if(rowdir == HOME) {  
    ds40output(HOME, atp);  
    rowdir = CDN;
```

```
}  
while(rowmoves-->0) ds40output(rowdir, atp);  
while(aseq-->0) ds40output(ASEG, atp);  
if(coldir == CRTN) {  
    ds40output(CRTN, atp);  
    coldir = CRI;
```

```
}  
while(colmoves-->0) ds40output(coldir, atp);
```

```
}/*s'ds40input'input character mapping'*/  
#define GS 035  
#define EOT 004  
#define CR 015
```

```
ds40input(ac, atp)  
struct tty *atp;
```

```
{  
    register int c;  
    c = acs0177;  
    if(c == GS)  
        c = EOT;
```

```
if(c == CR)  
    ttyoutput('\n', atp);  
return(c);  
}
```

```
/*t'ds40loct1'Dummy routine for loct1'*/  
ds40loct1(tp, flag, hvrow)  
register struct tty *tp;  
register unsigned hvrow;
```

```
{  
    if (hvrow > 71) {  
        u_error = EINVAL;
```

```
    return;  
  }  
  if (flag == ISEB) {  
    tp->t_row = 71;  
    tp->t_flags = NIDELAY|NCDELAY|NPDELAY|EVENP|ODDP|CRMOD|  
    ECHO|XTABS|TANDEM;  
    tp->t_tmflags = ANL;  
  }  
}
```

/* @(#)dz.c 2.12 */

DZ11 DRIVER.

s.michael

```

/*
 * the dz11 driver contains the following subroutines.
 * 1.dzopen-opens a dz line and sets line type 0 if line was never opened,
 * 2.dzcntl-enables the dz11 hardware and set line type 0 if line was
 *   never open.
 * 3.dzparam-set dz11 line control parameter register.
 * 4.dzioctl-modify or read dz11 line control parameters.
 * 5.dzmcntl-sets,clears, or tests dtr register.
 * 6.dzscan-scans slio and carrier bits.
 * 7.dzclose-turns off dtr lead and clears ISOPEN flag.
 * 8.dzread-reads a dz11 line.
 * 9.dzwrite-writes to a dz11 line.
 * 10.dzrint-receiver interrupt routine.
 * 11.dzrint-transmit interrupt routine.
 * 12.dzstart-starts a dz11 line for transmitting.
 * 13.dzstart-restarts transmission on a line after a break or timeout.
 */

```

/* dz11 includes and defines */

```

#include "sys/param.h"
#include "sys/conf.h"
#include "sys/conf.h"
#include "sys/user.h"
#include "sys/userx.h"
#include "sys/ioctl.h"
#include "sys/tty.h"
#include "sys/proc.h"
#include "sys/procx.h"
#include "sys/dm11.h"

```

```

#ifdef NDZ11
#define NDZ11 16 /* number of dz11's */
#endif
#ifdef DZADDR
#define DZADDR 0160140 /* start address of first dz11 */
#endif
#ifdef DZENABL
#define DZENABL 050140 /* enable dz11 hardware */
#endif
#ifdef DZSRATE
#define DZSRATE 2 /* dz11 scan rate */
#endif

```

```

#define SSPEED 7 /* standard speed 300 baud rate */
#define RECV_ON 010000 /* enable receiver bit */
#define PENABL 000100 /* parity enable mask */
#define OPAR 0200 /* odd parity mask */
#define B6BITS 010 /* 6 bit code mask */
#define B7BITS 020 /* 7 bit code mask */
#define B8BITS 030 /* 8 bit code mask */

```



```
#define STOP2 040 /* 2 stop bits */
```

```
/* structures for dzll hardware registers.
 * there are 2 structures the first one is for write only registers
 * and the second one is for read/write registers. this is necessary
 * because the dzll shares register addresses.
 */
```

```
struct dzregs
```

```
{
    int dzcsr; /* control and status registers */
    int dzrbuf; /* receiver buffer register */
    char dztcrr; /* transmitter control register */
    char dzdtrr; /* data terminal ready register */
    char dzring; /* ring register */
    char dzcar; /* carrier register */
};
```

```
struct
```

```
{
    int dzcsr; /* control and status register */
    int dzlpr; /* line parameter register */
    char dztcrr; /* transmitter control register */
    char dzdtrr; /* data terminal ready register */
    char dzrbuf; /* transmitter buffer */
    char dzbrk; /* break register */
};
```

```
/* this array maps the standard unix transmit and receive speeds
 * into the speeds used in the dzll hardware. If a speed is selected
 * that is not available on the dzll it will be ignored.
 */
```

```
char dzspeed[]
```

```
{
    00000, /* not available */
    00000, /* 50 baud */
    00001, /* 75 baud */
    00002, /* 110 baud */
    00003, /* 134.5 baud */
    00004, /* 150 baud */
    00000, /* not available */
    00005, /* 300 baud */
    00006, /* 600 baud */
    00007, /* 1200 baud */
    00010, /* 1800 baud */
    00012, /* 2400 baud */
    00014, /* 4800 baud */
    00016, /* 9600 baud */
    00000, /* not available */
    00000, /* not available */
};
```

```
int ndzll NDZll; /* number of dzll lines */
struct tty dzll[NDZll]; /* tty structures */
int dzopenf; /* open flag */
char sdzbrkl(NDZll+7)/81; /* software copy of brk register */
```

/* open a dz11 line */

dzopen(dev,flag)

```
{
    register struct tty *tp;
    register int line;
    register struct dregs *dzaddr;
```

#ifdef PWR_FAIL,
extern unsigned pwr_fail;

```
if (dev == NODEV) {
    if (pwr_fail)
        return;
    pwr_init(dz11, NDZ11, 0);
    dzaddr = DZADDR;
    for (line=0; line < (NDZ11+7)/8; line++, dzaddr++)
        if (dzopenf & (1<<line)) {
            dzaddr->dzctor = 0377;
            dzxint(line);
        }
    return;
}
```

#endif

```
if(((line = dev.dminor) >= NDZ11)
{
    u.u_error = ENXIO;
    return;
}
```

```
tp = adz11[line];
dzcntl(dev,1);
if((tp->t_state & ISOPEN) == 0)
{
    if((tp->t_state & EVEROPEN) == 0)
```

```
{
    dzopenf = 1 (1 << (dev.dminor>>3));
    tp->t_speeds = SSPED | (SSPED << 8);
    tp->t_flags = ANYPICRMOD|XTABS|ECHO|NDELAY|INDELAY;
    dzparam(dev);
}
```

```
/*linesw[tp->t_ltype].l_open)(tp);
```

/* control a dz11 line */

dzcntl(dev,action)

```
{
    register struct tty *tp;
    register struct dregs *dzaddr;
    extern dzstart(), dzscan();
    static scan;
```

```
tp = adz11[dev.dminor];
tp->t_dev = dev;
```

```

tp->t_state = ! SSTART;
tp->t_addr = dzstart;
dzadr = DZADDR + ((dev.d_minor >> 3) * sizeof(*dzadr));
dzadr->dzcsr = ! DZENABL;
if(action)
    dzmctrl(dev, 's', CDLEAD);
else
    dzmctrl(dev, 'c', CDLEAD);
if(dzmctrl(dev, 't', CARRIER))
    tp->t_state = ! CARR_ON;
else
    tp->t_state = &~CARR_ON;
if(scan == 0)
    timeout(&dzscan, 0, DZSRATE);
scan++;
}
}

/* set dz11 line control register */
dzparam(dev)
{
    struct {
        int    low12:12;
        int    top4:4;
    } ;
    struct {
        int    low12:12;
        int    sdbits:3;
    } ;
    register struct tty *tp;
    register struct dzregs *dzadr;
    register int lpr;

    tp = &dz11[dev.d_minor];
    dzadr = DZADDR + ((dev.d_minor >> 3) * sizeof(*dzadr));
    spl5();
    lpr = ((dzspeed[tp->t_speeds.lobyte] << 8) | ((dev.d_minor & 07) |
        RECV_ON));
    if(tp->t_speeds.lobyte != 2)
        if((tp->t_flags & (EVENP | ODDP)) == EVENP) {
            lpr = ! B7BITS | PENABLE;
        } else {
            if((tp->t_flags & (EVENP | ODDP)) == ODDP) {
                lpr = ! B7BITS | OPAR | PENABLE;
            } else {
                lpr = ! B8BITS;
            }
        }
    }

    if(tp->t_speeds.lobyte <= 3) /* 110 baud */
        lpr = ! STOP2;
    if(tp->t_speeds < 0) {
        lpr = &~(B8BITS | STOP2);
    }
}

```

```

    }
    Ipr = 1 tp->t_speeds.sdbits<<3;
    }
    tp->t_speeds.top4 = ((Ipr & (88BITS | STOP2))>>3);
    dzadr->dzlpr = Ipr;
    sp10();
}

/* set or read dzll line parameters:*/
dzioctl(dev, cmd, addr, flag)
caddr_t addr;
{
    register struct tty *tp;
    register flag;

    tp = adzll(dev.d_minor);
    flag = 0;
    if (cmd == OLDSGTTY) {
        flag = lsgtty(addr, tp);
    } else if (ttiocterm(cmd, tp, addr, dev)) {
        if (cmd == TIOCSETP || cmd == TIOCSFN || cmd == TIOCSFO)
            flag++;
    } else
        u.u_error = ENOTTY;
    if (flag)
        dzparam(dev);
}

/* control dmll-the dzll does not have separate dm hardware
 * so the subroutine uses the dzll registers
 */
dzmctrl(dev, flag, bits)
{
    register struct dregs *dzadr;
    register int dtr;
    register int mask;
    int carrier;

    dzadr = DZADDR + ((dev.d_minor)>>3) * sizeof(*dzadr);
    mask = 1 << (dev.d_minor&07);
    carrier = 0;
    if ((bits&CARRIER) && (dzadr->dzcarmask))
        carrier = CARRIER;
    dtr = 0;
    if (bits&CDLEAD) {
        switch(flag)
        {
            case 's':
                dtr = (dzadr->dzdtr = 1 mask);
                break;
            case 'c':
                dtr = (dzadr->dzdtr = & ~mask);
                break;
            case 't':
                break;
        }
    }
}

```

```

        dtr = dzadr->dzdtr;
        break;
    }
    if(dtrmask)
        dtr = CDLEAD;
    else
        dtr = 0;
}
return(carrier/dtr);
}

/* scan the carrier register and receiver silo */
dzscan ()
{
    register struct tty *tp;
    register struct dzregs *dzadr;
    int n;
    static int halfsec = 0; /* scan carrier only every half second */
    tp = fdz11;
    dzadr = DZADDR;

    /* scan carrier only once per half second */
    if (halfsec == 0) {
        #if (HZ / (DZSRATE * 2))
            halfsec = (HZ / (DZSRATE * 2)) - 1;
        #endif

        for(i=0; i < ((NDZ11+7)/8); i++, dzadr++)
            for(n=1; n<=0200; n=<<1, tp++)
                if ((dzopenfa(1<<(i)) && ((dzadr->dzcarcn) == n)
                    & ((tp->t_state&CARR_ON) == CARR_ON)))
                    (*linesw[tp->t_ltype].l_ast)
                    (tp, CTRANS, (dzadr->dzcar & n) ? CARRIER : 0);
    } else halfsec -= 1;

    dprint();
    timeout(dzscan, 0, DZSRATE);
}

/* close a dz11 line */
dzclose(dev)
{
    register struct tty *tp;

    tp = fdz11[dev.d_minor];
    (*linesw[tp->t_ltype].l_close)(dev, tp);
    if(! (tp->t_flags&NOHUP))
        dzmchr1(dev, 'c', CDLEAD);
}

```

```
/* read a dz11 line */
```

```
dzread(dev)
```

```
{ register struct tty *tp;
```

```
tp = sdz11[dev.d_minor];  
(*linesw[tp->t_ltype].l_read) (tp);
```

```
}
```

```
/* write a dz11 line */
```

```
dzwrite(dev)
```

```
{ register struct tty *tp;
```

```
tp = sdz11[dev.d_minor];  
(*linesw[tp->t_ltype].l_write) (tp);
```

```
}
```

```
/* dz11 receiver interrupt handler */
```

```
dzrint()
```

```
{ register struct tty *tp;  
register struct dzregs *dzadr;  
register int c;  
register int dev;
```

```
dzadr = DZADDR;  
for(dev=0;dev < ((NDZ11+7)/8);dev++)
```

```
{ if(dzopenf&((1<<dev))  
while((c = dzadr->dzrbuf) < 0)
```

```
{ tp = sdz11[(c >> 8) & 007] + (dev << 3);  
if(tp >= sdz11[NDZ11])
```

```
continue;  
if(((c&0177)==XON) || ((c&0177)==XOFF)) {
```

```
if (tp->t_flags&TWANDEMI) {  
dzkoff(tp, c&0177);  
continue;  
}
```

```
} (*linesw[tp->t_ltype].l_rcvd) (c,tp);
```

```
dzadr++;
```

```
}
```

```
/* dz11 suspend/restore output on XOFF/XON */
```

```
dzkoff(tp, c)
```

```
register struct tty *tp;
```

```
{
```

```
register struct dzregs *dzadr;
```

```

register linebit;

dzadr = DZADDR + (tp->t_dev.d_minor)>>3) * sizeof(*dzadr);
linebit = 1 << (tp->t_dev & 07);
if (c==XON) {
    tp->t_state &= ~XMTXOFF;
    dzadr->dztcv |= linebit;
} else {
    dzadr->dztcv &= ~linebit;
    tp->t_state |= (BUSY|XMTXOFF);
}

}

/* dz11 transmit interrupt routine */
dzxint(dev)
{
    register tty *tp;
    register struct dregs *dzadr;
    register int c;
    struct tty *btp;
    int llneno;
    extern dzrstrt();

    btp = dz11[dev.d_minor << 3];
    dzadr = DZADDR + dev.d_minor * sizeof(*dzadr);
    while(dzadr->dzcsr < 0)
    {
        llneno = ((dzadr->dzcsr >> 8) & 007);
        tp = btp + llneno;
        c = (*linesw[tp->t_ltype].l_xmtd) (tp, 0);
        if(c < 0)
        {
            dzadr->dzrbuf = c;
            continue;
        }
        if(c & CBREAK)
        {
            sdzbrk[dev.d_minor] = 1;
            dzadr->dzbrk = sdzbrk[dev.d_minor];
        }
        if(c & (CBREAK | CTOUP))
        {
            timeout(dzrstrt, tp, (c & 0177)+chrdelay[tp->t_speeds
                .hibyte & 017]);
            tp->t_state |= TIMEOUT;
        }
        if(c == 0)
            (*linesw[tp->t_ltype].l_xmtd) (tp, 1);
        dzadr->dztcv &= ~(1 << llneno);
        tp->t_state &= ~BUSY;
    }
}

/* start a transmission on a dz11 line */

```

```
dzstart(atp)
struct tty *atp;
{
    register struct tty *tp;
    register struct dzregs *dzadr;
    register int llneno;

    tp = atp;
    if((tp->t_state & (TIMEOUT|BUSY)) == 0)
    {
        llneno = tp - dzll;
        dzadr = DZADDR + (llneno>>3) * sizeof(*dzadr);
        llneno = 1 << (llneno&07);
        dzadr->dztcx = ! llneno;
        tp->t_state |= BUSY;
    }
}

/* restart a transmission after a break or timeout */
dzstrxt(atp)
struct tty *atp;
{
    register struct tty *tp;
    register struct dzregs *dzadr;
    register int llneno;

    tp = atp;
    llneno = tp - dzll;
    dzadr = DZADDR + (llneno>>3) * sizeof(*dzadr);
    sdzbrk[llneno>>3] = &~(1<<(llneno&07));
    dzadr->dzbrk = sdzbrk[llneno>>3];
    ttrstrxt(tp);
}
}
```